

SC11100ZP
patent application

09/592,349

AMENDMENTS TO THE CLAIMS

1. (currently amended) A method of manufacturing a semiconductor component comprising:

providing a substrate with a surface;

providing a layer comprising a thickness of at least greater than six to approximately twelve nanometers of undoped gallium arsenide over the surface of the substrate;

forming a gate contact over at least a first portion of the layer; and removing a second portion of the layer to expose a portion of the surface of the substrate, wherein the remaining first portion of said layer does not substantially extend beyond the horizontal profile of said gate contact.

2. (currently amended) The method of claim 1 wherein:

said layer comprises a thickness of at least greater than six to approximately nine nanometers of undoped gallium arsenide.

3. (previously cancelled)

4. (original) The method of claim 1 wherein:

forming the gate contact further comprises exposing the second portion of the layer.

5. (original) The method of claim 1 wherein:

removing the second portion of the layer exposes a portion of the substrate.

6. (original) The method of claim 1 further comprising:

implanting source and drain regions into the substrate after removing the second portion of the layer.

SC11100ZP
patent application

09/592,349

7. (original) The method of claim 1 further comprising:

implanting source and drain regions into the substrate before removing the second portion of the layer.

8. (original) The method of claim 1 further comprising:

forming a spacer adjacent to the gate contact after removing the second portion of the layer.

9. (original) The method of claim 1 further comprising:

forming a spacer adjacent to the gate contact before removing the second portion of the layer.

10. (original) The method of claim 9 further comprising:

keeping a third portion of the layer underneath the spacer after removing the second portion of the layer.

11. (original) The method of claim 1 wherein:

providing the substrate further comprises providing a delta-doped, heteroepitaxial semiconductor structure for the substrate.

12. (original) The method of claim 1 wherein:

providing the substrate further comprises:

providing a support layer;

providing a buffer layer overlying the support layer;

providing a doping layer overlying the buffer layer;

providing a spacer layer overlying the doping layer;

providing a channel layer overlying the spacer layer; and

providing a barrier layer overlying the channel layer.

13. (original) The method of claim 1 wherein:

forming the gate contact further comprises:

forming the gate contact on the layer.

SC11100ZP
patent application

09/592,349

14. (original) The method of claim 1 further comprising:

- implanting source and drain regions into the substrate;**
- annealing the source and drain regions after removing the second portion of the layer; and**
- forming source and drain contacts over the source and drain regions after removing the second portion of the layer.**

15. (original) The method of claim 1 wherein:

- removing the second portion of the layer further comprises keeping the first portion of the layer underneath the gate contact; and**
- removing the second portion of the layer further comprises keeping the first portion of the layer undoped.**

SC11100ZP
patent application

09/592,349

16. (currently amended) A method of manufacturing a semiconductor component comprising:

providing a delta-doped, heteroepitaxial semiconductor substrate with a surface, the delta-doped, heteroepitaxial semiconductor substrate comprising:

a support layer comprised of semi-insulating gallium arsenide;

a buffer layer comprised of undoped gallium arsenide overlying the support layer;

a doping layer delta-doped with silicon and overlying the buffer layer;

a spacer layer comprised of undoped gallium arsenide and overlying the doping layer;

a channel layer comprised of indium gallium arsenide and overlying the spacer layer; and

a barrier layer comprised of aluminum gallium arsenide and overlying the channel layer, the barrier layer forming the surface for the delta-doped, heteroepitaxial semiconductor substrate;

providing an undoped gallium arsenide capping layer having a thickness of at least greater than six to approximately twelve nanometers and overlying the surface of the delta-doped, heteroepitaxial semiconductor substrate;

forming a gate contact over the undoped gallium arsenide capping layer, the gate contact covering a first portion of the undoped gallium arsenide capping layer and absent over a second portion of the undoped gallium arsenide capping layer;

removing the second portion of the undoped gallium arsenide capping layer after forming the gate contact to expose a portion of the surface of the delta-doped, heteroepitaxial semiconductor substrate, wherein the remaining first portion of said undoped gallium arsenide capping layer does not substantially extend beyond the horizontal profile of said gate contact;

forming a spacer adjacent to the gate contact;

forming source and drain regions in the delta-doped, heteroepitaxial semiconductor substrate; and

forming source and drain contacts over the source and drain regions after removing the second portion of the undoped gallium arsenide capping layer.

17. (original) The method of claim 16 wherein:

SC11100ZP
patent application

09/592,349

forming the source and drain regions further comprises implanting the source and drain regions into the delta-doped, heteroepitaxial semiconductor substrate after removing the second portion of the undoped gallium arsenide capping layer; and

forming the spacer further comprises forming a multi-layered spacer adjacent to the gate contact after removing the second portion of the undoped gallium arsenide capping layer.

18. (original) The method of claim 16 further comprising:

forming the source and drain regions further comprises implanting source and drain regions into the delta-doped, heteroepitaxial semiconductor substrate before removing the second portion of the undoped gallium arsenide capping layer;

forming the spacer further comprises forming a multi-layered spacer adjacent to the gate contact before removing the second portion of the undoped gallium arsenide capping layer; and

keeping a third portion of the undoped gallium arsenide capping layer underneath the multi-layered spacer after removing the second portion of the undoped gallium arsenide capping layer.

19. (currently amended) The method of claim 16 wherein:

providing the undoped gallium arsenide capping layer further comprises providing the undoped gallium arsenide layer with a thickness of at least greater than six to approximately nine nanometers.

SC111002P
patent application

09/592,349

20. (original) The method of claim 16 wherein:

providing the delta-doped, heteroepitaxial semiconductor substrate further comprises:

providing the buffer layer on the support layer and consisting essentially of gallium arsenide;

providing the doping layer on the buffer layer and consisting essentially of silicon and gallium arsenide;

providing the spacer layer on the doping layer and consisting essentially of gallium arsenide;

providing the channel layer on the spacer layer and consisting essentially of indium gallium arsenide; and

providing the barrier layer on the channel layer and consisting essentially of aluminum gallium arsenide;

providing the undoped gallium arsenide capping layer further comprises:

providing the undoped gallium arsenide capping layer on the barrier layer; forming the gate contact further comprises:

forming the gate contact on the first portion of the undoped gallium arsenide capping layer; and

removing the second portion of the undoped gallium arsenide capping layer further comprises:

removing the second portion of the undoped gallium arsenide capping layer to expose a portion of the barrier layer.

21. (original) The method of claim 20 further comprising:

annealing the source and drain regions after removing the second portion of the undoped gallium arsenide capping layer,

wherein:

providing the undoped gallium arsenide capping layer further comprises providing the undoped gallium arsenide capping layer with a thickness of approximately six to nine nanometers.

22. (previously withdrawn)**23. (previously withdrawn)**

SC11100ZP
patent application

09/592,349

24. (previously withdrawn)

25. (previously withdrawn)